

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket: BUR920020102US1

Filing Date:

8/05/03 10/604621

Application No.: Applicant:

Anand et al.

Title: SYSTEM AND METHOD FOR IMPLEMENTING SELF-TIMED DECODED DATA

Examiner: Unassigned

Group Art: Unassigned

PATHS IN INTEGRATED CIRCUITS.

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.56, 1.97, 1.98

Honorable Commissioner of Patents and Trademarks Washington, D. C. 20231

Sir:

Applicants submit herewith form PTO-1449, listing patents, publications, or other information of which they are aware which they believe may be material to patentability pursuant to 37 CFR 1.56(b), and in respect of which there may be a duty to disclose under 37 CFR 1.56(a), together with legible copies of the patents, publications, or other information listed.

While the items submitted with this Information Disclosure Statement may be material to patentability pursuant to 37 CFR 1.56, in accordance with 37 CFR 1.97(h) it shall not be construed to be an admission that any patent, publication, or other information cited is "prior art" or is material to patentability for this invention unless specifically designated as such. In accordance with 37 CFR 1.97(g), the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other information material to patentability, as defined in 37 CFR 1.56(b), exists.

This Information Disclosure Statement is being filed with the filing of this application. Accordingly, it is not believed that any fee is required relating to the filing of this Information Disclosure Statement. If this is not the case, the Patent Office is hereby authorized to charge any related fee to Deposit Account No. 09-0456.

Respectfully submitted,

Date: 8/16/2003

By:

1. Wahl Robert A. Walsh, Esq.

Patent Attorney

Registration No. 26,516

IBM Corporation - Zip 972E

1000 River Street

Essex Jct., VT 05452

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(c))	Docket No. BUR920020102US1								
In Re Application Of: ANAND ET AL.									
Serial No. Filing Date 0 10 46 21 8 - 5 - 6 3	Group Art Unit								
Title: SYSTEM AND METHOD FOR IMPLEMENTING SELF-TIMED DECODED DATA PATHS IN INTEGRATED CIRCUITS									
Address to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450									
 37 CFR 1.97(b) The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114. 									
 37 CFR 1.97(c) The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of: 									
☐ the statement specified in 37 CFR 1.97(e);									
OR ☐ the fee set forth in 37 CFR 1.17(p).									

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(c))	Docket No. BUR920020102US1						
In Re Application: ANAND ET AL.							
Serial No. Filing Date Old 04621	Group Art Unit						
SYSTEM AND METHOD FOR IMPLEMENTING SELF-TIMED DECODED D	DATA PATHS IN						
INTEGRATED CIRCUITS							
·							
Payment of Fee							
(Only complete if Applicant elects to pay the fee set forth in 37	CFR 1.17(p))						
 □ A check in the amount of is attached. ☑ The Director is hereby authorized to charge and credit Deposit Account No. as described below. □ Charge the amount of □ Credit any overpayment. ☑ Charge any additional fee required. 	9-0456						
Certificate of Transmission by Facsimile* Certificate of Mail	ing by First Class Mail						
account is being facsimile transmitted to the United States Patent and Trademark Office (F: as first class mail un addressed to the Commi 1450, Alexandria, VA 22	with the U.S. Postal Service der 37 C.F.R. 1.8 and is designed for Patents, P.O. Box 1313-1450.						
(Date) Debrah	D. Stuy						
	on Mailing Correspondence						
	5. Drury of Person Mailing Certificate						
*This certificate may only be used if paying by deposit account. Columbia Columbia							
Robert A. Walsh							
Reg. No. 26,516							

				ATTY DOCKET NO. BUR920020102U	JS1	SERIAL NO. / /0/604621			
101	HNEC	ORMATION DISCLOSURI			ANAND ET AL.		7-		_
7	(Use several sheets if necessary) AUG 2 2 2003 000				FILING 8-5-85	?	GROUP	NYA	
E ALIE		<u></u>	U.	S. PATENT	DOCUMENTS				
EXAMMEN		DOCUMENT NUMBER	DATE	Ţ	NAME	CLASS	SUBCLASS	FILING DAT	
INITIAL				-		<u> </u>	1	IF APPROPI	RIATE
 	+			1			+		
ļ <u> </u>	+		-				+		
	-		 	 			+	-	
 	┼		+			ļ 			
	-		 	 		ļ ————	 		
	 			 			-	 	
	 		 	 		<u> </u>	_	 	
	ļ		<u> </u>	<u> </u>			-	ļ	
	<u> </u>			ļ					
 							<u> </u>	<u> </u>	
<u> </u>									· · · · · · · · · · · · · · · · · · ·
	·	·	FORE	EIGN PATE	NT DOCUMENTS		······································		
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSI YES	NO NO
	1	WO 00/51014	31.08.2000	Europe				1	
	 								•
			 	<u> </u>			1		
	<u> </u>	OTHER DOCUME	L (Includir	l na Author	, Title, Date, Pertinent P	Pages, Etc.	<u> </u>	İ	<u></u>
	П		•	_	MOS Pipeline-Burst Cache Circuits Conference; pages 4		•	Noise Red	uction
	M. Fukaishi et al. "TP 15.7 A 20Gbs CMOS Multi-Channel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Display;" 2000 IEEE International Solid-State Circuits Conference; pages 260 - 261.								
		3				, 6 -2-2-	•		ļ
EXAMINE	LI R				DATE CONSIDERED				
				<u></u>					
		al if reference considered, whethe de copy of this form with next co			ance with MPEP 609; Draw li	ne through c	itation if not in co	nformance	and not

Form PTO-A820 (also form PTO-1449)

INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)						ATTY DOCKET NO. BUR920020102US1 SERIAL NO. SERIAL NO. SERIAL NO. SERIAL NO.				21
						ANAND ET AL.				
					FILING 8-5-0	, ?	GROUP NYA			
AUG 2	2 2003	8)		U.S.	PATENT	DOCUMENTS	<u> </u>			
 \	MARKS	DOCUMEN	DOCUMENT NUMBER DATE					CLASS SUBCLASS	FILING DATE	
INITIAL	ITIAL					 	 	IF APPROP	RIATE	
 								 		
ļ								 	-	
ļ							 			
ļ							+	ļ		
						 	 			
		 -					 		ļ	
									ļ	
							 	 		
}								 		
	<u>i</u>			FOREIG	N PATE	NT DOCUMENTS		<u> </u>	<u></u>	
	П	DOCUMEN	IT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION	
 				 			1		YES	NO
					·			 		<u> </u>
<u> </u>					,		1		 	
} 							+	 		
	L	O1	THER DOCUMEN	TS (Including	Author,	Title, Date, Pertinent	Pages, Etc.)	<u></u>	<u> </u>	<u> </u>
		K. Nakar Digest of	nura et al.; "A 50 Technical Paper			face Using Low-Weight	-		VLSI Cir	cuits
	4									
	5	K. Nakar I/O;" IEI	nura et al. "A 50 EE Journal of So	0-MHz 4-Mb CM lid-State Circuits	IOS Pipe , Vol. 32,	line-Burst Cache SRAM No. 11, November 1997;	with Point-to- ; pages 1758 - 1	Point Noise Ro 1765	eduction Co	oding
EXAMINE	EXAMINER					DATE CONSIDERED				
				or not citation is in nunication to applic		ance with MPEP 609; Draw	v line through cit	ation if not in o	onformance	and not

Form PTO-A820 (also form PTO-1449)

P09C/REV03

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE